Abstract-A MEMS scanner has been flip-chip bonded by using electroplated AuSn solder bumps. The microelectromechanical systems (MEMS) scanner is mainly composed of two structures having vertical comb fingers. To optimize the bonding condition, the MEMS scanner was flip-chip bonded with various bonding temperatures. Scanning electron microscopy (SEM) with an energy dispersive X-ray (EDX) spectroscopic system was used to observe the microstructures of the joints and analyze the element compositions of them. The die shear strength increased as the bonding temperature increased. During the thermal aging test, the delamination occurred at the interconnection of the MEMS scanner bonded at 340 C. It is inferred that the Au layer serving as pad metallization has been dissolved in the molten AuSn solder totally, and subsequently the Cr layer was directly exposed to the AuSn solder. Judging by the results of both die shear test and thermal aging test, the optimal bonding temperature was found to be approximately 320 C. Finally, using this MEMS scanner, we obtained an optical scanning angle of 32 when driven by the ac control voltage of the resonant frequency in the range of 22.1-24.5 kHz with the 100-V dc bias voltages.
focus [3] [4] [5] [6] [7] . To realize the laser display (laser TV) for home theater, it must have a compact size, low cost and low power consumption. Since module size is one of the important factors for cost reduction, the high-density integration should be done to make it compact [8] . In order to satisfy these requirements for the laser display, flip-chip bonding was applied to the assembly of the upper and lower combs of its microelectromechanical systems (MEMS) scanner.
Eutectic Au 80%-Sn 20% solder is commonly used for the flip-chip assembly in optoelectronic devices because fluxless soldering is possible [9] . Also, AuSn solder has been proven to provide interconnections with a high reliability due to its unique mechanical properties. However, a mechanical failure happens when the Kirkendall voids form between the Au layer and the Au/Sn phases caused by the difference in the diffusion coefficients of Au and Sn by 15 orders of magnitude. Above all, the main difficulty in using this solder is to control exact composition of the 80Au20Sn eutectic composition. Because the liquidus lines are steep around the Au-Sn eutectic composition, a little deviation from the eutectic composition results in a great increase of the liquidus temperature [10] [11] [12] . Therefore, optimization of bonding temperature and careful control of the solder composition are necessary to achieve a reliable interconnection using AuSn solder.
In this study, flip-chip bonding was performed with a precise alignment of 1 m. Also we optimized the flip-chip bonding temperature of the MEMS scanner having upper and lower combs using electroplated AuSn solder bumps. Fig. 1 shows the schematic diagram of the MEMS scanner. We designed a new scanning mirror which has a circular mirror plate with an elliptical outer frame and is electrostatically driven by vertical combs arranged at the outer frame. This new scanning mirror looks like a human eye, so we named it an eye-type scanning mirror. This eye-type mirror showed a larger deflection angle compared to the rectangular and the elliptical mirrors [13] . It is composed of two structures having vertical combs. The upper structure is composed of vertical comb fingers (stationary electrodes), a supporting frame, gold signal lines, and pads on a trenched Pyrex glass substrate. The lower structure is composed of a scanning mirror plate, two torsion bars, a supporting frame, vertical comb fingers (moving electrodes and stationary electrodes), gold signal lines, and pads on a Pyrex glass substrate. The diameter of the scanning mirror plate is 1.0 mm, and the upper and lower structures were assembled by flip-chip bonding with electroplated AuSn solder bumps. Fig. 2 shows the fabrication processes of the upper and lower structure. The fabrication processes of the upper and lower structure were described in detail elsewhere [13] . In Fig. 2(b) , the Pyrex glass substrate is turned upside down and Cr/Au seed layer of 500 /3500 is deposited. The AuSn electroplating was performed on top of Cr/Au seed layer followed by thin Au plating to protect from surface oxidation. The weight percent ratio of Au:Sn is 80:20 and the eutectic temperature of AuSn is 278 C. To form a mold for AuSn electroplating on top of the supporting frame, a thick photoresist (AZ4620) is coated and patterned. The AuSn is electroplated using Sn buffered solution with gold potassium cyanide KAu CN . The electroplating bath is maintained at a temperature of 35 C and the current density of 6 mA cm for 5 min to acquire the thickness of 3 m. The eutectic AuSn solder can be prepared at both sides of the two structures. It can be electroplated at the upper structure in the process of Fig. 2 (c) or at the lower structure between the process of Fig. 2 (j) and (k). Fig. 3 shows the upper and lower structures of the scanning mirror.
II. EXPERIMENTAL RESULTS

A. Structure and Fabrication
B. Flip-Chip Bonding
To assemble the upper and lower structures having vertical comb fingers, flip-chip bonding was used. Fig. 4 shows the assembling processes of the scanning mirror. Unit devices of the upper and lower structures are aligned by the alignment marks and bonded using a flip-chip bonder (Toray, FC 1500 series). In this system, as shown in Fig. 4 , the upper structure is picked up by vacuum to a bonding head and the lower structure is also fixed by vacuum onto the bonding stage. For the upper and lower structure alignment, a two-sight camera unit is inserted between the upper and lower structure and read positions of the upper and lower structure, and then positional shift will be adjusted with the stage. After the camera unit retracts, the bonding head is lowered, and subsequently heating, pressurization, bonding, and cooling processes follow [14] . During the soldering process, the bonding alignment was improved by the sur- face tension of solder. In this study, the upper and lower structures were flip-chip bonded with various bonding temperatures during 20 s. The bonding temperatures were 300 C, 320 C, 340 C, and the bonding pressures were 120 gf.
To achieve high alignment accuracy, a glass reference chip having the same size with the real structure was used for calibration of alignment. Since the glass reference chip is transparent, we could directly adjust the positional shift in the software after test flip-chip bonding. Fig. 5(a) shows the CAD image of the reference glass chip including AuSn solder bumps located at each corner. When the reference glass chip having several calibration marks [ Fig. 5(b) ] was bonded, the information of both positional ( and axis) and orientation shifts could be obtained using image processing monitor. Using this reference glass chip, we could successfully perform a flip-chip bonding with precise alignment of 1 m. In this study, flip-chip bonding was performed with a precise alignment of 1 m. Also we optimized the flip-chip bonding temperature of the MEMS scanner having upper and lower combs using electroplated AuSn solder bumps.
III. RESULTS AND DISCUSSION
A. Surface Observations of AuSn Solder Bump After Reflow Process
Ivey [10] reported that a deviation of 1 wt.% Au from the eutectic composition towards the Au-rich side would result in an approximately 30 C increase in the liquidus temperature. Thus, careful process control of both the solder composition and the bonding temperature is necessary for the successful strong bonding. Scanning electron microscopy (SEM) and energy dispersive X-ray (EDX) analyses are used to examine the morphology and element compositions of each bump surface according to reflow temperatures as shown in Fig. 6 . The composition of the deposited AuSn solder bump after reflow was near to the eutectic composition (80 wt.% Au-20 wt.% Sn) regardless of the reflow temperature 280 C .
B. Analysis of Interface Between AuSn Solder Bump and Chip Pad After Flip-Chip Bonding
In the Au-Sn binary phase diagram shown in Fig. 7 , the AuSn system has a complex equilibrium phase diagram. It is known that at a relative low temperature, such as the room temperature, rapid diffusion of Au and Sn can occur in the Au/Sn thin layer system. Even in as-evaporated AuSn thin films, it was found that three phases, AuSn, AuSn , and AuSn , were formed due to interdiffusion of Au and Sn [15] . The cross sections of interfaces were investigated by analyzing the microstructure and composition of a joint using SEM and EDX. Fig. 8 exhibits SEM images of interfaces between AuSn solder bump and the chip (=upper structure) pad at each bonding temperature. SEM and EDX results indicate that the joint consists of Au-Sn alloy which is composed of two phases (gray: AuSn/bright: Au Sn). The grains of both the upper and lower intermetallic compounds (IMCs) were revealed as Au Sn ( -phase) by the EDX analysis. The upper -phase formed between the chip pad (Cr/Au) and the AuSn solder bump grew from top to bottom. Also the lower -phase formed between the AuSn solder bump and the chip pad (Cr/Au) of the substrate (=lower structure) grows from bottom to top. Above the 320 C up to 519 C, the -phase was still stable. Elger et al. [16] reported that the IMCs prevent the bump from interacting with the chip pad because it has a high decomposing temperature (519 C). Also, -phase does not decompose at the reflow temperature of Au80Sn20 any more because the -phase is stable up to 519 C.
C. Die Shear Test
The die shear test was conducted to investigate the change of die shear strength for various bonding temperatures. The lower structure was clamped and shear force was applied at the edge of the upper structure. The traveling speed of the stylus positioned at 5 m above from the surface of the lower structure was 100 m/s. Fig. 9 shows the measured die shear strength for various bonding temperatures after flip-chip assembly. The die shear strength increased as the bonding temperature increased. While the intermetallic compound (IMC) forms at the interface between solder and substrate during the soldering process. There are some reports on the correlation between growth of IMC and shear strength. They reported that the initial formation of the IMC at the interface means a good metallurgical bonding [17] [18] [19] . However, an overgrown IMC is known to be detrimental to the joint strength due to the brittle nature of IMCs. This implies that there exists a critical thickness of the IMC layer at which the mechanical properties of solder joint are optimized [20] , [21] . As shown in Fig. 9 , die shear strength was almost saturated at temperature range between 320 C and 340 C. This means that there exists a critical thickness of IMC layer at which the die shear strength is maximized. SEM and EDX analyses were performed on each fractured surfaces of the chip and substrate pads. Fig. 10 shows the fractured surfaces of the chip and substrate pads after the die shear test. Fractures occurred mostly between the AuSn solder bumps formed at chip and the substrate pads during the die shear test. There are AuSn solder and the IMC has spalled away around the edge area of chip. While a little IMC can be observed mainly at the inner area of chip, as shown in Figs. 10(a) and (b) . In Fig. 10(c) , the scrap of substrate is found on the fractured surface of chip. From the EDX analysis, Fig. 11 . Cross-sectional SEM images of joints bonded at (a) 300 C and (b) 320 C after thermal aging at 120 C for 100 h. Fig. 12 . Cross-sectional SEM images of joints bonded at (a) 300 C and (b) 320 C after thermal aging at 120 C for 400 h.
Cr was detected as 10.8 at.% at the fractured surface of substrate assembled at 340 C. It seems that Au was dissolved into the molten AuSn solder and consumed out. As a result, the Cr was revealed to molten solder and resulted in the weak bonding. Consequently, the fracture occurred at the interface between Cr and Au Sn.
D. Effects of Aging on the AuSn Solder Bump Interconnection
The flip-chip assembled samples were aged at 120 C for 100 and 400 h, respectively. The corresponding cross sections are given in Figs. 11 and 12 . When the thermal aging test was finished, the chip and substrate bonded at 340 C were fallen apart. The microstructures of the joint were almost the same regardless of the aging time. While the amount of -phase increased at 320 C, compared to the joint that was bonded at 300 C. After aging for 100 and 400 h, it seems that Au Sn phase forms more in the sample bonded at 320 C than in the one bonded at 300 C. It indicates that the diffusion of Au from the pad was more attributed to the formation of Au Sn phase in the solder joint. Fig. 13 shows the cross-sectional SEM image of a failed solder joint boned at 340 C after 100 h aging. It seems that the separation occurred at the interface between Cr and Au Sn solder during the aging. Even though the first failure was observed after 100-h aging test, the first time to failure would have occurred earlier. It is inferred that the Au layer (3500-thick) serving as pad metallization has been totally dissolved into the molten AuSn solder. Then Cr layer directly contacted to the AuSn solder that did not wet with Cr. As a result, the delamination occurs between Cr layer and Au Sn solder. A similar result was reported by Liu et al. using the eutectic SnPb solder and Au/Cr/Cu UBM system. They observed in the molten state, the solder would dewet from the Cr surface after the Cu-Sn compound has spalled away [22] [23] [24] . Therefore, the adhesion between Cr and the solder in the solid state must be poor. As mentioned above in Section III-C, although the shear strength is the highest when the bonding temperature was 340 C, the crack could occur during the thermal aging condition. Considering both mechanical and thermal reliabilities, the appropriate bonding temperature was determined to be 320 C.
E. Performance of Flip-Chip-Assembled MEMS Scanner
Fig. 14 shows the upper and lower structures of the scanning mirror prototype. Fig. 15 depicts the resonant frequency of the scanning mirror as a function of spring length. The resonant frequency was measured in the range of 22.1-24.5 kHz depending on the spring length. Fig. 16 shows the deflection angle variation of the scanning mirror with an increase in the applied voltage. The dc bias voltages were applied to the stationary comb electrodes of the upper and lower structures, and the sinusoidal control voltage of a resonant frequency was applied to the moving comb electrodes of the lower structure. As the driving voltage was raised, the scanning angle was also increased linearly. The characteristic of linear control can be explained by the linear control scheme [25] .
Using this scanning mirror, we successfully acquired the optical scanning angle of 32 when driven by the 65-75-V sinusoidal control voltage of the resonant frequency in the range of 22.1-24.5 kHz with the 100-V dc bias voltages. As a result, we could increase the performance of the scanning mirror such as a high driving frequency and a large scanning angle by reducing the moment of inertia and increasing the rotation moment [13] . 
IV. CONCLUSION
Flip-chip bonding was used for assembling a MEMS scanner having vertical comb fingers with the electroplated AuSn solder. When the AuSn solder was reflowed at different temperatures, the surface roughness of solder bump was changed but kept the eutectic composition regardless of reflow temperature. The die shear strength increased as the bonding temperature increased. SEM and EDX results indicate that the joint consists of AuSn and intermetallic compound [IMC, Au Sn ( -phase)] grains. During the aging test, the delamination occurred between the AuSn solder bump and the pad (Cr layer) in the case of bonding temperature of 340 C. It is inferred that Au layer is consumed and then AuSn solder directly contacts to the Cr layer. On the basis of both the die shear test and thermal aging test, the appropriate bonding temperature was found to be approximately 320 C in this study. Using this scanning mirror, we successfully acquired the optical scanning angle of 32 when driven by the 65-75-V sinusoidal control voltage of the resonant frequency in the range of 22.1-24.5 kHz with the 100-V dc bias voltages. Finally, the flip-chip assembled MEMS scanner showed a very linear actuating performance and could be used for full color laser scanning display with XGA-resolution.
